S Department of Commerce, Patent and Trademark Office INFORMATION DISCLOSURE STATEMENT BY APPLICANT						Any Docket No.		Serial No.		
						IS	10/02/696			
						Applicant(s)				
		(Use several sheets i			Daniel C. (Guterman et al.				
1000 0010000000000000000000000000000000						Filing Date		Group		
					October 31	, 2001	2812			
			U.S. I	Patent Documents						
Examiner		Document			(7)	Subclass	Filing D If Approp			
Initial		Number	Date	Name	Class	20001922	ППрргор	11410		
Ka	AA	4,173,766	11/6/79	Hayes						
q	AB	4,527,257	7/2/85	Cricchi						
H	AC	4,622,656	11/11/86	Kamiya et al.			<u> </u>			
	AD	4,870,470	9/26/89	Bass, Jr. et al.						
H	AE	5,043,940	8/27/91	Harari						
R	A.F	5,070,032	12/3/91	Yuan et al.						
#	AG	5,095,344	3/10/92	Harari						
A	AH	5,168,334	12/1/92	Mitchell et al.				··-		
4	AI	5,172,338	12/15/92	Mehrotra et al.						
#	AJ	5,313,421	5/17/94	Guterman et al.						
1	AK	5,315,541	5/24/94	Harari et al.						
			Foreig	n Patent Documents						
						· · · · · · · · · · · · · · · · · · ·	- 	slation		
		Document	Date	Country	Class	Subclass	Yes	No		
Chi.	AL	EP 1 073 120 A2	1/31/01	Europe			<u> </u>	-		
4	AM	EP 1 091 418 A2	4/11/01	Europe				 		
1/1	AN	EP 1 096 505 A1	5/2/01	Europe		_				
	AO							ļ. - -		
	AP						J			
		OTHER AL	RT (Including	Author, Title, Date, Pe	rtinent Pages, I	Etc.)				
A	AQ	Eitan et al., "NROM: A novel localized trapping, 2-bit nonvolatile memory cell," <u>IEEE Electron Device Letters</u> , vol. 21, no. 11, November 2000, pp. 543-5.								
1	, AR	Nozaki, "A 1-Mb EEPROM with a MONOS memory cell for a semi-conductor disk application," IEEE Journal of Solid State Circuits, vol. 26, no. 4, April 1991, p. 498. Chan et al., "A true single-transistor oxide-nitride-oxide EEPROM device," IEEE Electron Device								
1	AS	Chan et al., "A true Letters, vol. EDL-8	e single-transis 3, no. 3, March	stor oxide-nitride-oxide n 1987, pp. 93-95.	EEPROM dev	rice," <u>IEEE Ele</u>	catou Device			
<i>a</i> n i		77	Date Consid	lered 7/1	1					

Sheet 2 of 4 Serial No. U.S. Department of Commerce, Patent and Trademark Office Any Docket No. 10/02/696 M-12336 U\$ INFORMATION DISCLOSURE STATEMENT BY APPLICANT Applicant(s) Daniel C. Guterman et al. (Use several sheets if necessary) Group Filing Date October 31, 2001 2812 U.S. Patent Documents Filing Date Document *Examiner If Appropriate Class Subclass Name Number Date Initial Yuan et al. 5,343,063 8/30/94 AAVan Berkel et al. 6/20/95 5,426,605 ABEgawa ct al. 7/25/95 5,436,481 ACMehrotra et al. 7/8/97 BI 5,172,338 ADYnan 8/26/97 ΑE 5,661,053 Guterman et al. 1/27/98 5,712,180 ΑF Eitan 6/16/98 5,768,192 AG Lin et al. 12/22/98 5.851,881 AΗ Eitan 1/4/00 ΑI 6,011,725 Eitan 2/29/00 6,030,871 ΑJ Cemea et al. 7/18/00 6,091,633 ΑK Foreign Patent Documents Translation Ycs Class Subclass Country Document Date ALART (Including Author, Title, Date, Pertinent Pages, Etc.) Eitan et al., "Hot-Electron Injection into the Oxide in n-channel MOS Devices," IEEE Transactions on Electron Devices, vol. Ed-28, no. 3, March 1981, pp. 328-340. D. Frohman-Bentchkowsky, Applied Physics Letters, Vol. 18, 1971, page. 332. D. Frohman-Bentchkowsky, "FAMOS - A new semiconductor charge storage device," Solid-State AQ. Electron., 1974, vol. 17. P. 517 Eitan et al., "Multilevel flash cells and their trade-offs," IEDM Tech. Dig., 1996, pp. 169-172. AP 1. Fujiwara et al., "0.13 um MONOS single transistor memory cell with separated source lines," IDEM ΑQ Tech. Dig., 1998, pp. 995-998 11/02 Date Considered Examiner *EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through

citation if not in conformance and not considered. Include copy of this form with your communication to applicant.

Departm	ent of Co	mmerce, Patent and Tr	Atty Docket No.		Serial No.						
					M-12336 U	JS	10/02/696				
INFO	RMATIC	N DISCLOSURE ST.	Applicant(s)								
		(Usc several sheets	Daniel C. Guterman et al.								
						Filing Date		Group			
					October 31	, 2001	2812				
			U.S.	Patent Documents							
aminer itial		Document Number	Date	Name	Class	Subclass	Filing D				
7	ΛА	6,103.573	8/15/00	Harari et al.				··			
V	AB	6,104,072	8/15/00	Hirota	2: +	+10. K					
7	AÇ	6,137.718	10/24/00	Reisinger							
4	AD	6,151,248	11/21/00	Harari et al.							
99	AE	US 6,201,282 B1	3/13/01	Eitan							
1.7	AF	US 6,215,148 B1	4/10/01	Eitan							
#	AG	US 6,222,762 B1	4/24/01	Guterman et al.			<u></u>				
11-	AH	US 6,248,633 B1	6/19/01	Ogura, et al.							
A	AI										
++			Foreign	n Patent Documents							
							Tran	slation			
		Document	Date	Country	Class	Subclass	Yes	No			
	AJ										
		OTHER AR	T (Including a	Author, Title, Date, Per	ninent Pages, E	tc.)					
H	AK	K. T. Chang et al., " Electron Device Le	'A new SONO tt., vol. 19, 199	S memory using sources, pp. 253-255.	e-side injection	for programmi	ng," <u>IEEE</u>				
M.	AL	P. J. Krick, "Three-state MNOS FET memory array," IBM Technical Disclosure Bulletin, vol. 18, no. 12, May 1976, pp. 1492-1493.									
	AM	Takashi HORI et al., "A MOSFET with Si-implanted Gate-SiO-Insulator for Nonvolatile Memory Applications," <u>IEEE</u> , 0-7803-0817-4/92, pp. 17.7.1-17.7.4.									
1	AN	D. J. DiMaria et al., "Electrically-alterable read-only-memory using Si-tich SiO ₂ injectors and a floating polycrystalline silicon storage layer," <u>J. Appl. Phys.</u> , 52(7), July 1981, pp. 4825-4842.									
A	AO	"Basic Programming Mechanisms," Nonvolatile Semiconductor Memory Technology - A Comprhensive Guide to Understanding and Using NVSM Devices, IEEE Press series on microelectronic systems, 1998, pp. 9-25.									
#	AP	Kamiya, M., et al., "EPROM Cell With High Gate Injection Efficiency," International Electronic Devices Meeting of IEEE, San Francisco, California, (Dec. 13-15, 1982) pps. 741-744									
1.	4	200/10	Date Conside	ored 7/11/62							
hinet 🄉											